

THE CLAIMS

This listing of claims replaces all prior versions and listings of claims in the application:

Listing of Claims

1.-7. (Canceled)

8. (Previously Presented) A phase locked loop (PLL) circuit comprising:
a loop input:

a phase detector section for detecting a phase difference between an input signal and a reference signal, said phase detector section having a detector input connected to said loop input, a reference input and a detector output for outputting a signal related to said phase difference;

a controlled oscillator having an input communicatively connected to said detector output and an oscillator output connected to a loop output; and

a feedback circuit connecting said oscillator output to said reference input, wherein said feedback circuit includes a device having a transfer function with at least one zero, and the phase locked loop circuit has a closed loop transfer function without zeros and wherein said feedback circuit further includes at least one frequency divider device and wherein said feedback circuit includes a first frequency divider device and a second frequency divider device, said second frequency divider device having a transfer function with a zero; and

wherein an output of the second frequency divider device is connected to an first input of a second combiner device, a second input of the second combiner device is connected to the output of the phase detector, an output of the second combiner device is communicatively connected to the VCO, and wherein:

the second divider device comprises a phase detector section and has a transfer function with said zero.

9. -11. (Canceled)

12. (Previously Presented) A phase locked loop (PLL) circuit comprising:
a loop input;
a phase detector section for detecting a phase difference between an input signal and a reference signal, said phase detector section having a detector input connected to said loop input, a reference input and a detector output for outputting a signal related to said phase difference;
a controlled oscillator having an input communicatively connected to said detector output and an oscillator output connected to a loop output; and
a feedback circuit connecting said oscillator output to said reference input, wherein said feedback circuit includes a device having a transfer function with at least one zero, and the phase locked loop circuit has a closed loop transfer function without zeros and wherein said feedback circuit further includes at least one frequency divider device and wherein said frequency divider device is connected to a delta-sigma modulator device; and
wherein said device having a transfer function with a zero has a first input connected to said delta-sigma modulator and a second input connected to the output of the frequency divider.

13. (Previously Presented) A phase locked loop (PLL) circuit comprising:
a loop input;
a phase detector section for detecting a phase difference between an input signal and a reference signal, said phase detector section having a detector input connected to said loop input, a reference input and a detector output for outputting a signal related to said phase difference;
a controlled oscillator having an input communicatively connected to said detector output and an oscillator output connected to a loop output; and
a feedback circuit connecting said oscillator output to said reference input, wherein said feedback circuit includes a device having a transfer function with at least one zero, and the phase locked loop circuit has a closed loop transfer function

without zeros, and wherein said feedback circuit further includes at least one frequency divider device; and wherein said frequency divider device is connected in series with a device having a transfer function with a zero, and wherein said device having a transfer function with a zero has an input connected to the controlled oscillator and an output connected to an input of the frequency divider; and

wherein said device having a transfer function with a zero comprises:

a device with a transfer function equal to $\tau_s s$, said device with a transfer function equal to $\tau_s s$ with a device input connected to the output of the oscillator;

a combiner device with:

a first combiner input connected to the output of the device with a transfer function equal to $\tau_s s$;

a second combiner input connected to the input of the device with a transfer function equal to $\tau_s s$, and

a combiner output connected to the input of the frequency divider device.

14.-19 (Canceled)